Sign in
Author
|
Conference
|
Journal
|
Organization
|
Year
|
DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all fields of study
Limit my searches in the following fields of study
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Co-authors
(120)
Chung Laung Liu (劉炯朗)
23
Ki-seok Chung (정기석)
17
Yoonseo Choi
12
Junhyung Um
12
Chun-Gi Lyuh
10
Conferences
(21)
DAC
27
ASP-DAC
17
ICCAD
13
ICCAD
7
ISCAS
5
Journals
(21)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
12
JCSC
7
VLSI
7
J VLSI SIGNAL PROCESS SYST S
6
TODAES
4
Keywords
(247)
Embed
Subscribe
Academic
Authors
Taewhan Kim
Taewhan Kim (김태환),Hardware & Architecture,Real-Time & Embedded Systems,Electrical & Electronic Engineering
Edit
Taewhan Kim (김태환)
Publications:
168
|
Citations:
975
Fields:
Hardware & Architecture
,
Real-Time & Embedded Systems
,
Electrical & Electronic Engineering
View FAQ about top research areas and Fields of study
Collaborated with
120 co-authors
from 1991 to 2011
|
Cited by
1148 authors
Cumulative
Annual
Sort by:
Publications
(168)
BibTeX
|
RIS
|
RefWorks
Download
Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits
(
Citations: 1
)
Yongho Lee
,
Deog-Kyoon Jeong
,
Taewhan Kim
Journal:
IEEE Transactions on Very Large Scale Integration Systems - VLSI
, vol. 19, no. 3, pp. 494-498, 2011
Buffer Sizing and Polarity Assignment in Clock Tree Synthesis for Power/Ground Noise Minimization
(
Citations: 1
)
Hochang Jang
,
Deokjin Joo
,
Taewhan Kim
Journal:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - TCAD
, vol. 30, no. 1, pp. 96-109, 2011
Clock design techniques considering circuit reliability
Yonghwan Kim
,
Minseok Kang
,
Kyoung-Hwan Lim
,
Deokjin Joo
,
Taewhan Kim
Published in 2011.
An optimal algorithm for allocation, placement, and delay assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs
Kyuong-Hwan Lim
,
Taewhan Kim
Conference:
Asia and South Pacific Design Automation Conference - ASP-DAC
, pp. 503-508, 2011
Scheduling and Resource Binding Algorithm Considering Timing Variation
Jongyoon Jung
,
Taewhan Kim
Journal:
IEEE Transactions on Very Large Scale Integration Systems - VLSI
, vol. 19, no. 2, pp. 205-216, 2011
Sort by:
Citations
(975 times by 791 publications)
Interface circuit synthesis of system-on-chip
Chi-Chou Kao
Journal:
International Journal of Electronics - INT J ELECTRON
, vol. ahead-of-p, no. ahead-of-p, pp. 1-14, 2012
Efficient RC low-power bus encoding methods for crosstalk reduction
(
Citations: 3
)
Chih-Peng Fan
,
Chia-Hao Fang
Journal:
Integration
, vol. 44, no. 1, pp. 75-86, 2011
Comprehensive Analysis and Control of Design Parameters for Power Gated Circuits
(
Citations: 1
)
Yongho Lee
,
Deog-Kyoon Jeong
,
Taewhan Kim
Journal:
IEEE Transactions on Very Large Scale Integration Systems - VLSI
, vol. 19, no. 3, pp. 494-498, 2011
High Performance and Area Efficient Flexible DSP Datapath Synthesis
(
Citations: 1
)
Sotirios Xydis
,
George Economakos
,
Dimitrios Soudris
,
Kiamal Z. Pekmestzi
Journal:
IEEE Transactions on Very Large Scale Integration Systems - VLSI
, vol. 19, no. 3, pp. 429-442, 2011
Checkpoint Extraction Using Execution Traces for Intra-task DVFS in Embedded Systems
(
Citations: 1
)
Tomohiro Tatematsu
,
Hideki Takase
,
Gang Zeng
,
Hiroyuki Tomiyama
,
Hiroaki Takada
Conference:
Workshop on Electronic Design, Test and Applications - DELTA
, 2011
Comments