Sign in
Author
|
Conference
|
Journal
|
Organization
|
Year
|
DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all fields of study
Limit my searches in the following fields of study
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Co-authors
(1)
A. P. Niranjan
1
Conferences
(2)
ITC
1
DATE
1
Keywords
(8)
Embed
Subscribe
Academic
Authors
Paul C. Wiscombe
Paul C. Wiscombe,Hardware & Architecture,Software Engineering
Edit
Paul C. Wiscombe
Publications:
2
|
Citations:
33
Fields:
Hardware & Architecture
,
Software Engineering
View FAQ about top research areas and Fields of study
Collaborated with
1 co-author
from 1993 to 2004
|
Cited by
59 authors
Cumulative
Annual
Sort by:
Publications
(2)
BibTeX
|
RIS
|
RefWorks
Download
Islands of Synchronicity, a Design Methodology for SoC Design
(
Citations: 6
)
A. P. Niranjan
,
Paul C. Wiscombe
Conference:
Design, Automation, and Test in Europe - DATE
, vol. 3, pp. 30064-69, 2004
A Comparison of Stuck-At Fault Coverage and IDDQ Testing on Defect Levels
(
Citations: 27
)
Paul C. Wiscombe
Conference:
International Test Conference - ITC
, pp. 293-299, 1993
Sort by:
Citations
(33 times by 33 publications)
A new FIFO design enabling fully-synchronous on-chip data communication network
Muhammad E. S. Elrabaa
,
King Fahd
Conference:
Saudi International Electronics, Communications and Photonics Conference - SIECPC
, 2011
Distributed DVFS using rationally-related frequencies and discrete voltage levels
(
Citations: 2
)
Jean-Michel Chabloz
,
Ahmed Hemani
Conference:
International Symposium on Low Power Electronics and Design - ISLPED
, pp. 247-252, 2010
Lowering the latency of interfaces for rationally-related frequencies
(
Citations: 1
)
Jean-Michel Chabloz
,
Ahmed Hemani
Conference:
International Conference on Computer Design - ICCD
, pp. 23-30, 2010
Clock control architecture and ATPG for reducing pattern count in SoC designs with multiple clock domains
Tom Waayers
,
Richard Morren
,
Xijiang Lin
,
Mark Kassab
Conference:
International Test Conference - ITC
, pp. 1-10, 2010
The Design, Implementation and Analysis of Test Experiments
(
Citations: 3
)
Peter Maxwell
Conference:
International Test Conference - ITC
, pp. 1-9, 2006
Comments