Sign in
Author
|
Conference
|
Journal
|
Organization
|
Year
|
DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all fields of study
Limit my searches in the following fields of study
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Co-authors
(42)
Jason Baumgartner
6
Andreas Kuehlmann
5
Hari Mony
5
Robert Kanzelman
4
Malay K. Ganai
3
Conferences
(5)
DAC
4
FMCAD
4
ICCD
3
CHARME
1
DATE
1
Journals
(2)
IBMRD
1
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
1
Keywords
(66)
Embed
Subscribe
Academic
Authors
Viresh Paruthi
Viresh Paruthi,IBM,Hardware & Architecture,Software Engineering,Algorithms & Theory
Edit
Viresh Paruthi
IBM
Publications:
16
|
Citations:
420
Fields:
Hardware & Architecture
,
Software Engineering
,
Algorithms & Theory
View FAQ about top research areas and Fields of study
Collaborated with
42 co-authors
from 1998 to 2011
|
Cited by
448 authors
Cumulative
Annual
Sort by:
Publications
(16)
BibTeX
|
RIS
|
RefWorks
Download
Hybrid verification of a hardware modular reduction engine
Jun Sawada
,
Peter Sandon
,
Viresh Paruthi
,
Jason Baumgartner
,
Michael Case
,
Hari Mony
Published in 2011.
Formal verification of arbiters using property strengthening and underapproximations
(
Citations: 1
)
Gadiel Auerbach
,
Fady Copty
,
Viresh Paruthi
Conference:
Formal Methods in Computer-Aided Design - FMCAD
, pp. 21-24, 2010
Large-scale application of formal verification: From fiction to fact
Viresh Paruthi
Conference:
Formal Methods in Computer-Aided Design - FMCAD
, pp. 175-180, 2010
Formal verification of correctness and performance of random priority-based arbiters
(
Citations: 2
)
Krishnan Kailas
,
Viresh Paruthi
,
Brian Monwai
Conference:
Formal Methods in Computer-Aided Design - FMCAD
, pp. 101-107, 2009
Scalable Sequential Equivalence Checking across Arbitrary Design Transformations
(
Citations: 26
)
Jason Baumgartner
,
Hari Mony
,
Viresh Paruthi
,
Robert Kanzelman
,
Geert Janssen
Conference:
International Conference on Computer Design - ICCD
, pp. 259-266, 2006
Sort by:
Citations
(420 times by 335 publications)
Integrated logic synthesis using simulated annealing
(
Citations: 1
)
Petra Färm
,
Elena Dubrova
,
Andreas Kuehlmann
Conference:
ACM Great Lakes Symposium on VLSI
, pp. 407-410, 2011
Multimode redundancy removal
Stephen M. Plaza
,
Prashant Saxena
,
Thomas R. Shiple
,
Pei-Hsin Ho
Conference:
International Symposium on Quality Electronic Design - ISQED
, pp. 791-799, 2011
A flexible formal verification framework for industrial scale validation
Anna Slobodova
,
Jared Davis
,
Sol Swords
,
Warren Hunt
Conference:
International Conference on Formal Methods and Models for Co-Design - MEMOCODE
, 2011
Integration of orthogonal QBF solving techniques
Sven Reimer
,
Florian Pigorsch
,
Christoph Scholl
,
Bernd Becker
Published in 2011.
A Novel Learning Framework for State Space Exploration Based on Search State Extensibility Relation
Maheshwar Chandrasekar
,
Michael S. Hsiao
Conference:
VLSI Design
, pp. 64-69, 2011
Comments