Author
|
Conference
|
Journal
|
Organization
|
Year
|
DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all domains
Limit my searches in the following domains
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Co-authors
(46)
K. J. Ray Liu
8
Shuvra S. Bhattacharyya
3
Manish Kumar Jaiswal
3
C. P. Ravikumar
2
Arun Raghupathy
2
Conferences
(8)
ISCAS
3
VLSI Design
2
FPL
1
Annual Symposium on VLSI
1
SiPS
1
Journals
(4)
TC
1
TMM
1
TSP
1
EURASIP J ADV SIGNAL PROCESS
1
Keywords
(69)
Embed
Subscribe
Academic
Authors
Nitin Chandrachoodan
Edit
Nitin Chandrachoodan
Indian Institute of Technology Madras
Publications: 18
|
Citations: 25
|
G-Index: 4
|
H-Index: 3
The information is calculated based on the tens of millions of scholarly articles currently discoverable within Microsoft Academic Search. As more content gets indexed, the accuracy and completeness will continue to improve.
Interests:
Hardware & Architecture
,
Natural Language & Speech
,
Multimedia
View FAQ about top research area and research interests
Collaborated with
46 co-authors
from 1995 to 2012
; Cited by
45 authors
Homepage
|
Bing
Cumulative
Annual
Order by:
Publications
(18)
BibTeX
|
RIS
|
RefWorks
Download
FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture
Manish Kumar Jaiswal
,
Nitin Chandrachoodan
Journal:
IEEE Transactions on Computers - TC
, vol. 61, no. 1, pp. 60-72, 2012
Post-Synthesis Circuit Techniques for Runtime Leakage Reduction
Seetal Potluri
,
Nitin Chandrachoodan
,
V. Kamakoti
Conference:
Annual Symposium on VLSI
, pp. 319-320, 2011
Efficient Implementation of Floating-Point Reciprocator on FPGA
(
Citations: 1
)
Manish Kumar Jaiswal
,
Nitin Chandrachoodan
Conference:
VLSI Design
, pp. 267-271, 2009
Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
(
Citations: 1
)
Manish Kumar Jaiswal
,
Nitin Chandrachoodan
Conference:
International Conference on Industrial and Information Systems - ICIIS
, 2008
Memory Yield Improvement through Multiple Test Sequences and Application-Aware Fault Models
Aman Kokrady
,
C. P. Ravikumar
,
Nitin Chandrachoodan
Conference:
VLSI Design
, pp. 169-174, 2008
Order by:
Citations
(25 times by 22 publications)
FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture
Manish Kumar Jaiswal
,
Nitin Chandrachoodan
Journal:
IEEE Transactions on Computers - TC
, vol. 61, no. 1, pp. 60-72, 2012
A Low-Cost High-Quality Adaptive Scalar for Real-Time Multimedia Applications
Shih-Lun Chen
,
Hong-Yi Huang
,
Ching-Hsing Luo
Journal:
IEEE Transactions on Circuits and Systems
, vol. 21, no. 11, pp. 1600-1611, 2011
An empirical characterization of stream programs and its implications for language and compiler design
(
Citations: 9
)
William Thies
,
Saman P. Amarasinghe
Conference:
International Conference on Parallel Architectures and Compilation Techniques - PACT
, pp. 365-376, 2010
Reduction of computational cost for high quality video scaling
(
Citations: 1
)
Jürgen Wünschmann
,
Sebastian Zanker
,
Christian Günter
,
Albrecht Rothermel
Journal:
IEEE Transactions on Consumer Electronics - IEEE TRANS CONSUM ELECTRON
, vol. 56, no. 4, pp. 2584-2591, 2010
An Experimental Study of Minimum Mean Cycle Algorithms
(
Citations: 5
)
Loukas Georgiadis
,
Andrew V. Goldberg
,
Robert Endre Tarjan
,
Renato Fonseca F. Werneck
Conference:
Algorithm Engineering and Experimentation - ALENEX
, pp. 1-13, 2009
Comments