Sign in
Author

Conference

Journal

Organization

Year

DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all fields of study
Limit my searches in the following fields of study
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Keywords
(14)
Circuit Optimization
Clock Distribution
Convex Optimization
High Performance
Indexing Terms
Integrated Circuit Interconnections
Nonlinear Programming
Optimal Method
Propagation Delay
semidefinite program
Time Constant
Topology Design
Interior Point Method
Resistor Capacitor
Related Publications
(2)
Optimal wire and transistor sizing for circuits with nontree topology
Nonlinear total variation based noise removal algorithms
Subscribe
Academic
Publications
Optimizing dominant time constant in RC circuits
Optimizing dominant time constant in RC circuits,10.1109/43.681261,IEEE Transactions on Computeraided Design of Integrated Circuits and Systems,Lieve
Edit
Optimizing dominant time constant in RC circuits
(
Citations: 19
)
BibTex

RIS

RefWorks
Download
Lieven Vandenberghe
,
Stephen P. Boyd
,
Abbas A. El Gamal
Abstract— Conventional methods for optimal sizing of wires and transistors use linear resistorcapacitor (RC) circuit models and the Elmore delay as a measure of signal delay. If the RC circuit has a tree topology, the sizing problem reduces to a
convex optimization
problem that can be solved using geometric pro gramming. The tree topology restriction precludes the use of these methods in several sizing problems of significant importance to highperformance deep submicron design, including for example, circuits with loops of resistors, e.g.,
clock distribution
meshes and circuits with coupling capacitors, e.g., buses with crosstalk between the wires. In this paper, we propose a new optimization method that can be used to address these problems. The method,is based on the dominant,time constant as a measure of signal
propagation delay
in an RC circuit instead of Elmore delay. Using this measure, sizing of any RC circuit can be cast as a
convex optimization
problem and solved using re cently developed efficient interiorpoint methods for semidefinite programming. The method,is applied to three important sizing problems: clock mesh sizing and topology design, sizing of tristate buses, and sizing of bus line widths and spacings taking crosstalk into account. Index Terms— Circuit optimization, circuit topology, clocks,
Journal:
IEEE Transactions on Computeraided Design of Integrated Circuits and Systems
, vol. 17, no. 2, pp. 110125, 1998
DOI:
10.1109/43.681261
Cumulative
Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
(
www.ee.ucla.edu
)
(
isl.stanford.edu
)
(
www.stanford.edu
)
(
stanford.edu
)
(
ieeexplore.ieee.org
)
(
doi.ieeecomputersociety.org
)
(
www.informatik.unitrier.de
)
(
ieeexplore.ieee.org
)
More »
Citation Context
(12)
...The study in [
7
] is one of the earliest works connecting the convex optimization theory to circuit design, whose objective is to optimize the dominant time constant of a linear resistor–capacitor circuit using semidefinite programming...
...The study in [
7
] studies a linear resistor–capacitor circuit described by the differential equation...
...It is shown in [
7
] that the problem of finding the parameter vector in such a way that the dominant time constant of the circuit (2) is optimized can be cast as a semidefinite programming problem...
...The present work deals with another type of circuit problem, which is more complicated than the one tackled in [
7
]...
Javad Lavaei
,
et al.
Solving LargeScale Hybrid CircuitAntenna Problems
...Other uses of ℓ1 based methods include total variation denoising in image processing [ROF92, BC98], circuit design [VBG97,
VBG98
], sparse portfolio optimization [LFB07], and trend filtering [KKBG09]...
Argyrios Zymnis
,
et al.
Compressed Sensing With Quantized Measurements
...Some examples of ℓ1 type methods for sparse design in engineering include Vandenberghe et al. [11,
12
] for designing sparse interconnect wiring, and Hassibi et al. [13] for designing sparse control system feedback gains...
Emmanuel J. Candès
,
et al.
Enhancing Sparsity by Reweighted ℓ 1 Minimization
...Thermal capacitors in this circuit are all connected to the ground, which corresponds to the motor ambient, and each node in the grounded capacitor RC circuit is connected to one capacitor [
22
]...
...The symmetric matrix Λt is positive definite when passivity and reciprocity are assumed [
22
]...
...where the thermal time constant τj is real and positive and αj is the magnitude associated with τj [
22
]–[24]...
Zhi Gao
,
et al.
A Model Reduction Perspective on Thermal Models for Induction Machine ...
...Because the poles are given by the reciprocals of the eigenvalues of the matrix [12], bounding the poles of a system can be formulated as a generalized eigenvalue minimization problem (GEVP) as follows [
14
]:...
...To guarantee the eigenvalues of the matrix to be nonnegative, needs to be larger than all the eigenvalues of matrix , i.e., the reciprocals of the poles, or all the possible time constants in the interconnect system [
14
]...
Bao Liu
,
et al.
Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Net...
References
(61)
Signal Delay in RC Tree Networks
(
Citations: 509
)
Jorge Rubinstein
,
Paul Penfield Jr.
,
Mark A. Horowitz
Journal:
IEEE Transactions on Computeraided Design of Integrated Circuits and Systems
, vol. 2, no. 3, pp. 202211, 1983
Tilos: a polynomial programming approach to transistor sizing
(
Citations: 375
)
J. Fishburn
,
A. Dunlop
Conference:
International Conference on Computer Aided Design  ICCAD
, 1985
Algorithms and techniques for vlsi layout synthesis
(
Citations: 28
)
D. Hill
,
D. Shugard
,
J. Fishbum
,
K. Keutzer
Published in 1989.
Optimizationbased transistor sizing
(
Citations: 111
)
J.M. Shyu
,
A. L. Sangiovannivincentelli
,
J. P. Fishburn
,
A. E. Dunlop
Journal:
IEEE Journal of Solidstate Circuits  IEEE J SOLIDSTATE CIRCUITS
, vol. 23, no. 2, pp. 400409, 1988
Optimal selection of transistor sizes in digital vlsi circuits
(
Citations: 32
)
David E Marple
,
Abbas El Gamal
Published in 1987.
Sort by:
Citations
(19)
Solving LargeScale Hybrid CircuitAntenna Problems
(
Citations: 1
)
Javad Lavaei
,
Aydin Babakhani
,
Ali Hajimiri
,
John C. Doyle
Journal:
IEEE Transactions on Circuits and Systems Iregular Papers  IEEE TRANS CIRCUIT SYSTI
, vol. 58, no. 2, pp. 374387, 2011
Electrophoretic deposition of polyacrylic acid and composite films containing nanotubes and oxide particles
Y. Wang
,
I. Deen
,
I. Zhitomirsky
Journal:
Journal of Colloid and Interface Science  J COLLOID INTERFACE SCI
, vol. 362, no. 2, pp. 367374, 2011
Compressed Sensing With Quantized Measurements
(
Citations: 16
)
Argyrios Zymnis
,
Stephen Boyd
,
Emmanuel Candes
Journal:
IEEE Signal Processing Letters  IEEE SIGNAL PROCESS LETT
, vol. 17, no. 2, pp. 149152, 2010
A Fast Hybrid Algorithm for LargeScale l1Regularized Logistic Regression
(
Citations: 5
)
Jianing Shi
,
Wotao Yin
,
Stanley Osher
,
Paul Sajda
Journal:
Journal of Machine Learning Research  JMLR
, vol. 11, pp. 713741, 2010
Enhancing Sparsity by Reweighted ℓ 1 Minimization
(
Citations: 279
)
Emmanuel J. Candès
,
Michael B. Wakin
,
Stephen P. Boyd
Journal:
Journal of Fourier Analysis and Applications  J FOURIER ANAL APPL
, vol. 14, no. 5, pp. 877905, 2008