Academic
Publications
Design and Implementation of a Packet Switched Routing Chip

Design and Implementation of a Packet Switched Routing Chip,Christopher F Joerg

Design and Implementation of a Packet Switched Routing Chip   (Citations: 8)
BibTex | RIS | RefWorks Download
Monsoon is a parallel processing dataflow computer that will require a high bandwidthinterconnection network. A packet switched routing chip (PaRC) is described that willbe used as the basis of this network. PaRC is a 4 by 4 routing switch which has beendesigned and fabricated as a CMOS gate array. PaRC will receive packets via one ofits four input ports, store the packet in an on-chip buffer, and eventually transmit thepacket via one of its four output ports. PaRC operates at 50 MHz, and...
Published in 1990.
Cumulative Annual
Sort by: