VLSI design process

VLSI design process,10.1145/320599.322570,Vishwani D. Agrawal,Samuel H. C. Poon

VLSI design process   (Citations: 1)
BibTex | RIS | RefWorks Download
This paper presents a review of the computer-aided design of VLSI devices. For illustrative purposes, the design methodology is modeled as an idealized two-level process. In the first level, known as the functional level, the requirements of the device are converted into logic description and tests are generated. The second level consists of the physical design involving layout. In each level, our model represents the design as a feedback process with verification closing the loop on synthesis or layout. While the future design methodology might be closer to this idealization, today's design process differs significantly depending upon the specific design environment.
Conference: ACM Annual Computer Science Conference - CSC , pp. 74-78, 1985
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: