Academic
Publications
A 1.2 μm CMOS implementation of a low-power 900MHz mobile radio frequency synthesizer

A 1.2 μm CMOS implementation of a low-power 900MHz mobile radio frequency synthesizer,10.1109/CICC.1994.379683,Manop Thamsirianunt,Tadeusz A. Kwasniew

A 1.2 μm CMOS implementation of a low-power 900MHz mobile radio frequency synthesizer   (Citations: 12)
BibTex | RIS | RefWorks Download
A single-chip, low-power all CMOS PLL frequency synthesizer for digital mobile radio communication systems is presented. The design of PLL components: VCO, dual-modulus prescaler and phase-frequency detector are discussed. Novel circuit techniques and design methodology allow GHz frequency range operation, and result in good phase noise performance. The measured results of a monolithic 1.2 μm CMOS PLL implementation indicate a frequency range of 800 to 900 MHz with -94 dBc/Hz phase noise at a 1 MHz carrier offset, and a power consumption of 18 mW at 5 volts
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: