A Very Compact S-Box for AES

A Very Compact S-Box for AES,10.1007/11545262_32,David Canright

A Very Compact S-Box for AES   (Citations: 78)
BibTex | RIS | RefWorks Download
A key step in the Advanced Encryption Standard (AES) algorithm is the "S-box." Many implementations of AES have been pro- posed, for various goals, that effect the S-box in various ways. In partic- ular, the most compact implementations to date of Satoh et al.(14) and Mentens et al.(6) perform the 8-bit Galois field inversion of the S-box using subfields of 4 bits and of 2 bits. Our work refines this approach to achieve a more compact S-box. We examined many choices of ba- sis for each subfield, not only polynomial bases as in previous work, but also normal bases, giving 432 cases. The isomorphism bit matrices are fully optimized, improving on the "greedy algorithm." Introducing some NOR gates gives further savings. The best case improves on (14) by 20%. This decreased size could help for area-limited hardware imple- mentations, e.g., smart cards, and to allow more copies of the S-box for parallelism and/or pipelining of AES.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: