Academic
Publications
How to Use High Speed Reconfigurable FPGA for Real Time Image Processing?

How to Use High Speed Reconfigurable FPGA for Real Time Image Processing?,10.1109/CAMP.2000.875983,Didier Demigny,Lounis Kessal,Riad Bourguiba,Nassima

How to Use High Speed Reconfigurable FPGA for Real Time Image Processing?   (Citations: 13)
BibTex | RIS | RefWorks Download
In France, ten research teams study and build a hardware architecture (ARDOISE) which is dedicated to real time image processing. This architecture uses fast or dynamic reconfiguration allowed by new FPGA circuits. During a video frame duration, several algorithms are computed sequentially on the same hardware. This paper highlights the architectural concepts used to build ARDOISE. Then an analytical model is defined in order to complete the limits and the performances expected in the use of the dynamic reconfiguration scheme. An example in image segmentation is developed to show a possible partitioning methodology
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: