Characterization of simultaneous multithreading (SMT) efficiency in POWER5

Characterization of simultaneous multithreading (SMT) efficiency in POWER5,10.1147/rd.494.0555,Ibm Journal of Research and Development,Harry M. Mathis

Characterization of simultaneous multithreading (SMT) efficiency in POWER5   (Citations: 12)
BibTex | RIS | RefWorks Download
Coarse-grained multithreading, the switching of threads to avoid idle processor time during long-latency events, has been available on IBM systems since 1998.Simultaneous multithreading (SMT), first available on the POWER5e processor, moves beyond simple thread switching to the maintenance of two thread streams that are issued as continuously as possible to ensure the maximum use of processor resources. Because SMT has the potential of increasing processor e ciency and correspondingly increasing the amount of work done for a given time span, the reader might suppose that SMT would exhibit a performance gain for all workloads. This is true for most workloads, but is not true in some exceptional cases. In SMT mode, the processor resources, register sets, caches, queues, translation bu ers, and the system memory nest, must be shared by both threads, and conditions can occur that degrade or even obviate SMT performance improvement. The POWER4e and POWER5 processors have very powerful performance monitor (PM) toolsets that can help the user to determine what is occurring in workloads that may not be providing expected SMT gains. In this paper, the results of measured di erences among workloads having large, medium, small, and even negative SMT performance gains are presented along with an approach to investigating workloads to determine the source of SMT performance gain limits.
Journal: Ibm Journal of Research and Development - IBMRD , vol. 49, no. 4-5, pp. 555-564, 2005
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: