Architecture for Highly Reliable Embedded Flash Memories

Architecture for Highly Reliable Embedded Flash Memories,10.1109/DDECS.2007.4295257,Benoît Godard,Jean-Michel Daga,Lionel Torres,Gilles Sassatelli

Architecture for Highly Reliable Embedded Flash Memories   (Citations: 4)
BibTex | RIS | RefWorks Download
Non-volatile embedded Flash (eFlash) memories are very popular in Systems-on-a-Chip (SoC). These memories are based on the well-known floating gate concept. While densities and quality constraints are increasing, the reliability becomes a growing up issue. For eFlash memories, endurance and retention issues are at the root of reliability losses. To improve reliability, eFlash memories designs usually use techniques such as Error Correcting Codes (ECC), Redundancy and Threshold Voltage (VT) Analysis. In this paper, an implementation of these techniques is proposed through an architecture. Thanks to eFlash specificity, the correction capacity is improved via a double correction scheme. Additionally, each time an operation is performed on a memory element, a smart reliability management tracks online errors and weak bits. When few issues in a word catch out the double error correction scheme, a refresh and repair with low redundancy process is engaged.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: