Academic
Publications
Reliable Binary Signed Digit Number Adder Design

Reliable Binary Signed Digit Number Adder Design,10.1109/ISVLSI.2007.88,F. Kharbash,G. M. Chaudhry

Reliable Binary Signed Digit Number Adder Design   (Citations: 1)
BibTex | RIS | RefWorks Download
The binary signed digit number (BSDN) system is used implicitly or explicitly to speed up arithmetic operations in many digital systems. This is due to its capability of carry-free addition and regular layout. Also, with the proper selection of the encoding scheme used to encode the BSDN digit set D = {-1, 0, 1} into binary bits, an error detection capability feature can be gained. In this work, we present the design of BSDN full adder cell using the 1-out-of-3 encoding with and without error detection capability. Synthesis results showed that the carry-free addition feature of the BSDN adder is preserved in the proposed design regardless of the inputs size. Also the overall adder performance depends on the desired level of error detection and the effectiveness of the used BSDN full adder.
Conference: Annual Symposium on VLSI , pp. 479-484, 2007
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: