An FPGA-based Torus Communication Network

An FPGA-based Torus Communication Network,Computing Research Repository,Marcello Pivanti,Sebastiano Fabio Schifano,Hubert Simma

An FPGA-based Torus Communication Network  
BibTex | RIS | RefWorks Download
We describe the design and FPGA implementation of a 3D torus network (TNW) to provide nearest-neighbor communications between commodity multi-core processors. The aim of this project is to build up tightly interconnected and scalable parallel systems for scientific computing. The design includes the VHDL code to implement on latest FPGA devices a network processor, which can be accessed by the CPU through a PCIe interface and which controls the external PHYs of the physical links. Moreover, a Linux driver and a library implementing custom communication APIs are provided. The TNW has been successfully integrated in two recent parallel machine projects, QPACE and AuroraScience. We describe some details of the porting of the TNW for the AuroraScience system and report performance results.
Journal: Computing Research Repository - CORR , vol. abs/1102.2, 2011
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.