Academic
Publications
An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture

An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture,10.1109/ASPDAC.2011.5722311,Yoshiya Komatsu,Shota Ishi

An implementation of an asychronous FPGA based on LEDR/four-phase-dual-rail hybrid architecture  
BibTex | RIS | RefWorks Download
This paper presents an asynchronous FPGA that combines four-phase dual-rail encoding and LEDR (Level-Encoded Dual-Rail) encoding. Four-phase dual-rail encoding is used for small area and low power of function units, while LEDR encoding for high throughput and low power of data transfer. The proposed FPGA is fabricated in the e-Shuttle 65nm CMOS process and operates at 870 MHz. Compared to the synchronous FPGA, the power consumption is reduced by 38% for the workload of 15%.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.