Sign in
Author
|
Conference
|
Journal
|
Organization
|
Year
|
DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all fields of study
Limit my searches in the following fields of study
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Keywords
(9)
Algorithm Design
Fault Tolerant
Fault Tolerant System
Large Scale
Mean Time To Failure
Path Diversity
Routing Algorithm
Network On Chip
Processing Element
Subscribe
Academic
Publications
On the design and analysis of fault tolerant NoC architecture using spare routers
On the design and analysis of fault tolerant NoC architecture using spare routers,10.1109/ASPDAC.2011.5722228,Yung-Chang Chang,Ching-Te Chiu,Shih-Yin
Edit
On the design and analysis of fault tolerant NoC architecture using spare routers
(
Citations: 1
)
BibTex
|
RIS
|
RefWorks
Download
Yung-Chang Chang
,
Ching-Te Chiu
,
Shih-Yin Lin
,
Chung-Kai Liu
The aggressive advent in VLSI manufacturing technology has made dramatic impacts on the dependability of devices and interconnects. In the modern manycore system, mesh based Networks-on-Chip (NoC) is widely adopted as on chip communication infrastructure. It is critical to provide an effective fault tolerance scheme on mesh based NoC. A faulty router or broken link isolates a well functional
processing element
(PE). Also, a set of faulty routers form faulty regions which may break down the whole design. To address these issues, we propose an innovative router-level fault tolerance scheme with spare routers which is different from the traditional microarchitecture-level approach. The spare routers not only provide redundancies but also diversify connection paths between adjacent routers. To exploit these valuable resources on
fault tolerant
capabilities, two configuration algorithms are demonstrated. One is shift-and-replace-allocation (SARA) and the other is defect-awareness-path-allocation (DAPA) that takes advantage of
path diversity
in our architecture. The proposed design is transparent to any
routing algorithm
since the output topology is consistent to the original mesh. Experimental results show that our scheme has remarkable improvements on
fault tolerant
metrics including reliability,
mean time to failure
(MTTF), and yield. In addition, the performance of spare router increases with the growth of NoC size but the relative connection cost decreases at the same time. This rare and valuable characteristic makes our solution suitable for
large scale
NoC design.
Conference:
Asia and South Pacific Design Automation Conference - ASP-DAC
, pp. 431-436, 2011
DOI:
10.1109/ASPDAC.2011.5722228
Cumulative
Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
(
portal.acm.org
)
(
dl.acm.org
)
(
portal.acm.org
)
(
www.informatik.uni-trier.de
)
(
dx.doi.org
)
(
ieeexplore.ieee.org
)
(
ieeexplore.ieee.org
)
More »
Citation Context
(1)
...In [7] an approach for online resource management for MPSoCs is presented and [
8
] presents a spare router approach...
Thomas Hollstein
,
et al.
Invited paper: Design criteria for dependable System-on-Chip architect...
References
(1)
NOC design methodology
(
Citations: 1
)
Juha-Pekka Soininen
Sort by:
Citations
(1)
Invited paper: Design criteria for dependable System-on-Chip architectures
Thomas Hollstein
,
Faizal A. Samman
,
Ashok Jaiswal
,
Haoyuan Ying
,
Manfred Glesner
,
Klaus Hofmann
Conference:
International Workshop on Reconfigurable Communication-Centric Systems-on-Chip - ReCoSoC
, 2011