Academic
Publications
Using reconfigurable logic to optimise GPU memory accesses

Using reconfigurable logic to optimise GPU memory accesses,10.1145/1403375.1403389,Ben Cope,Peter Y. K. Cheung,Wayne Luk

Using reconfigurable logic to optimise GPU memory accesses  
BibTex | RIS | RefWorks Download
Memory access patterns common in video processing algorithms, which are unsuited to the GPU (Graphics Processing Unit) memory system, are identified. We develop REDA (Reconfigurable Engine for Data Access) to improve GPU performance for such access patterns, by employing reconfigurable logic for address mapping. It is shown that a sixty times reduction in number of video memory accesses can be achieved for previously unsuited access patterns, with no detriment to well suited patterns. Surprisingly, memory access locality is also improved.
Published in 2008.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.