Academic
Publications
Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices

Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices,10.1109/TVLSI.2008.2000259,IEEE Transactions on Very

Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices  
BibTex | RIS | RefWorks Download
This paper is concerned with the application of formal optimization methods to the design of mixed-granularity field-programmable gate arrays (FPGAs). In particular, we investigate the appropriate mix and floorplan of heterogeneous elements: multipliers, RAMs, and lookup table (LUT)-based logic, in order to maximize the performance of a set of digital signal processing (DSP) benchmark applications, given a fixed silicon budget. A mathematical programming framework is introduced, along with a set of heuristics, capable of providing upper-bounds on the achievable reconfigurable-to-fixed-logic performance ratio. Moreover, we use linear-programming bounding procedures from the operations research community to provide lower-bounds on the same quantity. Our results provide, for the first time, quantifications of the optimal performance/area-enhancing capability of multipliers and RAM blocks within a system context. The approach detailed provides a formal mechanism to explore future technology nodes.
Journal: IEEE Transactions on Very Large Scale Integration Systems - VLSI , vol. 16, no. 6, pp. 733-744, 2008
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.