Academic
Publications
A high speed low jitter LVDS output driver for serial links

A high speed low jitter LVDS output driver for serial links,10.1007/s10470-011-9658-x,Analog Integrated Circuits and Signal Processing,Junsheng LvHao,

A high speed low jitter LVDS output driver for serial links  
BibTex | RIS | RefWorks Download
A high speed, low jitter low voltage differential signaling (LVDS) output driver for high speed serial transmission is presented. Based on the comparison among four typical output driver architectures and the analysis of the output signal swing, an additional differential termination is addressed at the source of the driver to improve the signal integrity (SI). The stipulated common mode voltage is achieved over process, voltage, temperature (PVT) variations without trimming methodology, by means of a common mode feedback (CMFB) circuit and a novel high order temperature compensation bandgap reference. The simulation results show the temperature coefficient (TC) of the bandgap is only 1.77 ppm/°C. The whole driver circuit is implemented in SMIC 0.18 μm CMOS technology. It provides an output differential mode voltage of 567 mV and a common mode voltage of 1.201 V at 2 Gbps, and consumes 15.41 mA total current with a 2.5 V power supply. The output root mean square (RMS) jitter of the driver is only 7.65 ps.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.