Academic
Publications
Low Power CMOS Featuring Dual Work Function FUSI on HfSiON and 17ps Inverter Delay

Low Power CMOS Featuring Dual Work Function FUSI on HfSiON and 17ps Inverter Delay,10.1109/VLSIT.2006.1705263,T. Hoffmann,A. Veloso,A. Lauwers,H. Yu,M

Low Power CMOS Featuring Dual Work Function FUSI on HfSiON and 17ps Inverter Delay   (Citations: 3)
BibTex | RIS | RefWorks Download
T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, M. Van Dal, H. Tigelaar, T. Chiarella, C. Kerner, R. Mitsuhashi, I. Satoru, M. Niwa, A. Rothschildhttp://academic.research.microsoft.com/io.ashx?type=5&id=50495988&selfId1=0&selfId2=0&maxNumber=12&query=
We report record unloaded ring oscillator delay (17ps at VDD = 1.1V and 20pA/mum Ioff) using low power CMOS transistors with Ni-based fully silicided (FUSI) gates on HfSiON. This result comes from two key advancements over our previous report presented in A. Lauwers et al. (2005). First, we have improved the (unstrained) devices Idsat to be 560/245muA/mum for nMOS/pMOS at an Ioff = 20pA/mum and VDD=1.1V. Second, we demonstrate that the use of metal gates enables a reduction of the junction anneal temperature, yielding an Lgmin reduction of 7nm/14nm for nMOS/pMOS over our poly-Si/SiON reference. We also report for the first time that metal gate on HfSiON devices can outperform optimized conventional poly-Si/SiON devices by up to 25% in unloaded ring oscillator speed. Finally, our study shows that there is no intrinsic difference between Ni-FUSI compared to inserted metal gates (TiN, TaN)
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: