Academic
Publications
A 172mm2 32Gb MLC NAND flash memory in 34nm CMOS

A 172mm2 32Gb MLC NAND flash memory in 34nm CMOS,10.1109/ISSCC.2009.4977395,R. Zeng,N. Chalagalla,D. Chu,D. Elmhurst,M. Goldman,C. Haid,A. Huq,T. Ichi

A 172mm2 32Gb MLC NAND flash memory in 34nm CMOS   (Citations: 3)
BibTex | RIS | RefWorks Download
R. Zeng, N. Chalagalla, D. Chu, D. Elmhurst, M. Goldman, C. Haid, A. Huq, T. Ichikawa, J. Jorgensen, O. Jungroth, N. Kajla, R. Kajleyhttp://academic.research.microsoft.com/io.ashx?type=5&id=50755440&selfId1=0&selfId2=0&maxNumber=12&query=
As applications for NAND continue to grow and cost remains a primary market driver, it is necessary to deliver increased storage capacities at smaller process lithography while meeting high performance requirements. Design plays a pivotal role by providing architectures and design solutions that minimize the impact of bitline and wordline resistance and capacitance (RC) requirements and cell-reliability constraints. This paper presents a device that employs chip architecture, datapath, and analog architecture solutions that address these challenges while meeting high performance requirements. This 32 Gb MLC NAND delivers 50 mus tREAD, 900 mus tPR0G and 9 MB/s write throughput in a 34 nm technology.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
Sort by: