Multi-Rate QC-LDPC Encoder

Multi-Rate QC-LDPC Encoder,10.1109/CAS-ICTD.2009.4960843,Huxing Zhang,Hongyang Yu

Multi-Rate QC-LDPC Encoder  
BibTex | RIS | RefWorks Download
A multi-rate memory-efficient encoder for low-density parity-check (LDPC) codes is proposed in this paper based on shift-register-adder-accumulator (SRAA). The SRAA algorithm simplifies the encoder computation module and reduces the complexity of the operation. The LDPC code generator matrix is constructed by lots of quasi-cyclic square matrices in the Chinese digital TV terrestrial broadcasting standard (DMB-T), and the encoder is presented based on the quasi-cyclic character that reduces the memory cost. Simulations demonstrate that the proposed encoder can satisfy the DMB-T in three-rate according to different bit-rate option with lower complexity.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.