Academic
Publications
A fully integrated CMOS GPS receiver with double conversion technique

A fully integrated CMOS GPS receiver with double conversion technique,10.1109/ISSSE.2010.5607079,Chen Ying-mei,Jing Yong-kang,Zhang Zhi-hang,Zhang Li

A fully integrated CMOS GPS receiver with double conversion technique  
BibTex | RIS | RefWorks Download
This paper presents a L1 band low noise integrated global positioning system (GPS) receiver chip using 0.18-um CMOS technology. Dual-conversion with a low-IF architecture was used for this GPS receiver. The receiver is composed of LNA, down-conversion mixers, band pass filter, received signal strength indicator, variable gain amplifier, programmable gain amplifier, ADC, PLL frequency synthesizer and some other key blocks. The receiver exhibits maximum gain of 105 dB and noise figure of less than 6 dB. The VGA and PGA provide gain control dynamic range over 50 dB. The receiver consumes less than 160 mW from a 1.8-V supply while occupying a 2.9-mm2 chip area including the ESD I/O pads.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.