Academic
Publications
A modular router architecture desgin for Network on Chip

A modular router architecture desgin for Network on Chip,10.1109/SSD.2011.5767460,Brahim Attia,Wissem Chouchene,Abdelkrim Zitouni,Noureddine Abid,Rach

A modular router architecture desgin for Network on Chip  
BibTex | RIS | RefWorks Download
Network on Chip is an efficient on-chip communica- tion architecture for SoC architectures. It enables the integration of a large number of computational and storage blocks on a single chip. The router is the basic element of NoC with multiple, connecting to other router and to a local IP core. This router architecture can be used later for building a NoC with standard or arbitrary topology with low latency and high speed and High maximal peak performance. The low latency and high speed is achieved by allowing for each input port a routing function which runs in parallel with Link controler and with distributed arbiters. To evaluate our approach, A wormhole input queued 2-D mesh router was created to verify the capability of our router. Various parameterized designs were synthesized to provide a comparative study with other implementations in FPGA thechnology, with different flit size. and Network Interfaces (NI), which implement the interface to the IP modules. We use the wormhole (14) switching mode is a variant of the virtual cutthrough mode that avoids the need for large buffer spaces. A packet is transmitted between switches in units called flits (flow control digits the smallest unit of flow control). Only the header flit has the routing information. Thus, the rest of the flits that compose a packet must follow the same path reserved for the header. We use a deterministic routing, the path is uniquely defined by the source and target addresses. This paper describes a new set of modularised router components that can be used to form different routers with a varying number of ports, routing algorithms, data widths and buffer depths. This router architecture can be used later for building a NoC with standard or arbitrary topology with low latency and high speed and High maximal peak performance. A wormhole input queued 2-D mesh router was created to verify the capability of our router. The paper is organized as follows. In Section 2, same related works is presented. In Section 3 we describe and detail a set of modularised router components and the architecture of proposed router. Section 4 presents experimental results. Finally in section 5 we conclude the paper.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.