Academic
Publications
Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications

Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications,10.1109/ECTC.2011.5898650,Anne Jourdain,Thi

Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications  
BibTex | RIS | RefWorks Download
Among the many 3D technology options that are being explored today, the 3D-stacked IC approach has become a mature and economically viable technology and provides the highest density for 3D interconnects to date. One approach for IC stacking pursued by imec is the integration of Through Silicon Vias with extreme wafer thinning and backside processing on full CMOS wafers. This has been successfully demonstrated for the first time in a 300mm production line, and the compatibility of thin wafer handling with backside processing has been evaluated.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.