Academic
Publications
A 0.8 V quasi-floating-gate fully differential CMOS op-amp with positive feedback

A 0.8 V quasi-floating-gate fully differential CMOS op-amp with positive feedback,10.1109/ECTICON.2011.5947780,Thawatchai Thongleam,Apirak Suadet,Vara

A 0.8 V quasi-floating-gate fully differential CMOS op-amp with positive feedback  
BibTex | RIS | RefWorks Download
This paper presents a 0.8 V fully differential CMOS op-amp. The input stage of the circuit is designed using quasi­ floating-gate (QFG) transistors with positive feedback, while QFG transistors in the output stage are connected in the class AB configuration. QFG transistors are employed, enabling the circuit to operate under low supply voltage. The proposed amplifier is designed using 0.18 Ilm CMOS technology, and simulation results show rail-to-rail input and output swings. The open-loop gain is 80.4 dB with the gain-bandwidth product of 8.66 MHz. Phase margin is 45° (CL= 20 pF). The CMRR is 107 dB (at 1 kHz) and the power consumption is 54.9 IlW.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.