Author
|
Conference
|
Journal
|
Organization
|
Year
|
DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all domains
Limit my searches in the following domains
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Keywords
(8)
Chip Multiprocessor
execution-driven simulation
Mesh Network
Network Model
Performance Model
Simulation Technique
System Simulation
Network On Chip
Subscribe
Academic
Publications
FIST: A fast, lightweight, FPGA-friendly packet latency estimator for NoC modeling in full-system simulations
Edit
FIST: A fast, lightweight, FPGA-friendly packet latency estimator for NoC modeling in full-system simulations
(
Citations: 1
)
BibTex
|
RIS
|
RefWorks
Download
Michael K. Papamichael
,
James C. Hoe
,
Onur Mutlu
FIST (Fast Interconnect Simulation Techniques) is a fast and simple packet latency estimator to replace timeconsuming detailed Network-on-Chip (NoC) models in fullsystem performance simulators. FIST combines ideas from analytical network modeling and
execution-driven simulation
models. The main idea is to abstractly model each router as a load-delay curve and sum load-dependent delay at each visited router to obtain a packet’s latency by tracking each router’s load at runtime. The resulting latency estimator can accurately capture subtle load-dependent behaviors of a NoC but is much simpler than a full-blown execution-driven model. We study two variations of FIST in the context of a software-based, cycle-level simulation of a tiled chip-multiprocessor (CMP). We evaluate FIST’s accuracy and performance relative to the CMP simulator’s original execution-driven 2D-mesh NoC model. A static FIST approach (trained oine using uniform random synthetic trac) achieves less than 6% average error in packet latency and up to 43x average speedup for a 16x16 mesh. A dynamic FIST approach that adds periodic online training reduces the average packet latency error to less than 2% and still maintains an average speedup of up to 18x for a 16x16 mesh. Moreover, an FPGA-based realization of FIST can simulate 2D-mesh networks up to 24x24 nodes, at 3 to 4 orders of magnitude speedup over software-based simulators.
Published in 2011.
Cumulative
Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
(
ieeexplore.ieee.org
)
(
ieeexplore.ieee.org
)
Citation Context
(1)
...Another interesting approach to FPGA-friendly NoC simulation is FIST [
7
], a simulation technique previously explored by our group that abstractly models each router as a set of load-delay curves, which are obtained through training using a software-based cycle-accurate NoC simulator...
Michael K. Papamichael
.
Fast scalable FPGA-based Network-on-Chip simulation models
References
(19)
The PARSEC benchmark suite: characterization and architectural implications
(
Citations: 318
)
Christian Bienia
,
Sanjeev Kumar
,
Jaswinder Pal Singh
,
Kai Li
Conference:
International Conference on Parallel Architectures and Compilation Techniques - PACT
, pp. 72-81, 2008
Modeling Virtual Channel Flow Control in Hypercubes
(
Citations: 5
)
Younes M. Boura
,
Chita R. Das
Conference:
International Symposium on High-Performance Computer Architecture - HPCA
, pp. 166-175, 1995
Pin: building customized program analysis tools with dynamic instrumentation
(
Citations: 617
)
Chi-Keung Luk
,
Robert S. Cohn
,
Robert Muth
,
Harish Patil
,
Artur Klauser
,
P. Geoffrey Lowney
,
Steven Wallace
,
Vijay Janapa Reddi
,
Kim M. Hazelwood
Conference:
SIGPLAN Conference on Programming Language Design and Implementation - PLDI
, pp. 190-200, 2005
ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs
(
Citations: 13
)
Eric S. Chung
,
Michael K. Papamichael
,
Eriko Nurvitadhi
,
James C. Hoe
,
Ken Mai
,
Babak Falsafi
Journal:
ACM Transactions on Reconfigurable Technology and Systems - TRETS
, vol. 2, no. 2, pp. 1-32, 2009
Principles and practices of interconnection networks
(
Citations: 799
)
W. J. Dally
,
B. Towles
Published in 2003.
Order by:
Citations
(1)
Fast scalable FPGA-based Network-on-Chip simulation models
Michael K. Papamichael
Conference:
International Conference on Formal Methods and Models for Co-Design - MEMOCODE
, 2011