Academic
Publications
Near-threshold low power process monitor for deeply scaled CMOS technology

Near-threshold low power process monitor for deeply scaled CMOS technology,10.1109/EIT.2011.5978608,Bohan Lin,Fan Wu,Haiqing Nan,Ken Choi

Near-threshold low power process monitor for deeply scaled CMOS technology  
BibTex | RIS | RefWorks Download
In deeply scaled CMOS technologies, two major non-ideal factors threaten the survival of the CMOS, i) PVT (process, voltage, and temperature) variations and ii) leakage power consumption. In this paper, we propose a novel process monitoring circuit for low power applications. The proposed circuit is immune to voltage and temperature variation and achieves lower power consumption compared to a previous process monitoring circuit. The proposed process monitoring circuit is implemented using 45nm technology, and the proposed design reduces power consumption by 67% and area by 35.2% compared to the process monitoring circuit previously used.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.