Real-time license plate localisation on FPGA

Real-time license plate localisation on FPGA,10.1109/CVPRW.2011.5981739,X. Zhai,F. Bensaali,S. Ramalingam

Real-time license plate localisation on FPGA  
BibTex | RIS | RefWorks Download
Automatic Number Plate Recognition (ANPR) systems have become an important tool to track stolen car, access control and monitor the traffic. The fundamental requirements of an ANPR system are image capture using an ANPR camera, and processing of the captured image. The image processing part, which is a computationally intensive task, includes two stages i.e. plate localisation and character recognition. This paper presents an improved license plate localisation (LPL) algorithm based on modified Sobel vertical edge detection operator and two morphological operations suitable for FPGA implementation. The algorithm has been successfully implemented on a Xilinx Virtex-4 FPGA and tested using a database of 1000 images that contains UK number plates. It consumes 28% of the available on-chip resources, runs with a maximum frequency of 114.20 MHz, has a detection rate of 99.1% and capable of processing one image (640ൈ480) in 3.8ms.
Conference: Computer Vision and Pattern Recognition - CVPR , pp. 14-19, 2011
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.