Academic
Publications
Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC

Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC,10.1145/2024724.2024900,Chang Liu,Taigon Song,Jonghyun Cho,Joohee Kim,Joungho Kim,Sun

Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC  
BibTex | RIS | RefWorks Download
This paper studies TSV-to-TSV coupling in 3D ICs. A full-chip SI analysis flow is proposed based on the proposed coupling model. Analysis results show that TSVs cause significant coupling noise and timing problems despite that TSV count is much smaller compared with the gate count. Two approaches are proposed to alleviate TSV-to-TSV coupling, namely TSV shielding and buffer insertion. Analysis results show that both approaches are effective in reducing the TSV-caused-coupling and improving timing.
Published in 2011.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.