Academic
Publications
Verification of Register Transfer Level Low Power Transformations

Verification of Register Transfer Level Low Power Transformations,10.1109/ISVLSI.2011.73,C. Karfa,C. Mandal,D. Sarkar

Verification of Register Transfer Level Low Power Transformations  
BibTex | RIS | RefWorks Download
An automated framework for verification of low power transformations in register transfer level (RTL) designs is presented in this paper. Our verification method consists in two steps. In the first step, the datapath interconnection and the controller finite state machine of both the input RTL and the transformed RTL are analyzed by a rewriting based method to obtain the finite state machine with data paths (FSMDs). In the second step, an FSMD based equivalence checking method is deployed to establish equivalence between the RTLs. Our method is is strong enough to handle most of the RTL low power transformations.
Conference: Annual Symposium on VLSI , pp. 313-314, 2011
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.