Sign in
Author
|
Conference
|
Journal
|
Organization
|
Year
|
DOI
Look for results that meet for the following criteria:
since
equal to
before
between
and
Search in all fields of study
Limit my searches in the following fields of study
Agriculture Science
Arts & Humanities
Biology
Chemistry
Computer Science
Economics & Business
Engineering
Environmental Sciences
Geosciences
Material Science
Mathematics
Medicine
Physics
Social Science
Multidisciplinary
Keywords
(5)
Contact Area
Phase Change Material
Thermal Efficiency
Thin Film
Phase Change Memory
Subscribe
Academic
Publications
Reset current reduction in phase-change memory cell using a thin interfacial oxide layer
Reset current reduction in phase-change memory cell using a thin interfacial oxide layer,10.1109/ESSDERC.2011.6044226,Q. Hubert,C. Jahan,A. Toffoli,L.
Edit
Reset current reduction in phase-change memory cell using a thin interfacial oxide layer
BibTex
|
RIS
|
RefWorks
Download
Q. Hubert
,
C. Jahan
,
A. Toffoli
,
L. Perniola
,
V. Sousa
,
A. Persico
,
J. F. Nodin
,
H. Grampeix
,
F. Aussenac
,
B. de Salvo
In this paper, the impact of a thin interfacial oxide layer on the main electrical characteristics of phase-change memory devices is investigated. Lance-type memory cells were fabricated and a
thin film
of TiO 2 or HfO 2 was interposed between the Ge 2Sb 2Te 5 (GST) layer and the 300nm diameter tungsten (W) contact plug. Electrical analyses were performed and a large decrease of the reset current is obtained. In particular TiO 2 and HfO 2 cells yield about 78% and 60% of current reduction respectively compared to GST reference cells. A very good endurance (>10 6 cycles) and programming window (2 orders of magnitude) were also observed. We confirm that the reset current reduction is mainly due to a decrease of the equivalent
contact area
and also to a better thermal efficiency.
Conference:
Solid-State Device Research European Conference - ESSDERC
, pp. 95-98, 2011
DOI:
10.1109/ESSDERC.2011.6044226
Cumulative
Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
(
ieeexplore.ieee.org
)
(
ieeexplore.ieee.org
)
References
(9)
Phase Change Memory
(
Citations: 14
)
H.-S. Philip Wong
,
Simone Raoux
,
SangBum Kim
,
Jiale Liang
,
John P. Reifenberg
,
Bipin Rajendran
,
Mehdi Asheghi
,
Kenneth E. Goodson
Journal:
Proceedings of The IEEE - PIEEE
, vol. 98, no. 12, pp. 2201-2227, 2010
4Mb MOSFET-selected /spl mu/trench phase-change memory experimental chip
(
Citations: 19
)
F. Bedeschi
,
R. Bez
,
C. Boffino
,
E. Bonizzoni
,
E. C. Buda
,
G. Casagrande
,
L. Costa
,
M. Ferraro
,
R. Gastaldi
,
O. Khouri
,
F. Ottogalli
,
F. Pellizzer
http://academic.research.microsoft.com/io.ashx?type=5&id=1527037&selfId1=0&selfId2=0&maxNumber=12&query=
Journal:
IEEE Journal of Solid-state Circuits - IEEE J SOLID-STATE CIRCUITS
, vol. 40, no. 7, pp. 1557-1565, 2005
Characterization of polySilicon emitter BJTs as access devices for Phase Change Memory
(
Citations: 3
)
B. Rajendran
,
M. Breitwisch
,
R. Cheek
,
M.-H. Lee
,
Y.-H. Shih
,
H.-L. Lung
,
C. Lam
Conference:
International Symposium on VLSI Technology, Systems and Applications - VLSI-TSA
, pp. 31-32, 2009
Cross-point phase change memory with 4F2 cell size driven by low-contact-resistivity poly-Si diode
(
Citations: 12
)
Y. Sasago
,
M. Kinoshita
,
T. Morikawa
,
K. Kurotsuchi
,
S. Hanzawa
,
T. Mine
,
A. Shima
,
Y. Fujisaki
,
H. Kume
,
H. Moriya
,
N. Takaura
,
K. Torii
Published in 2009.
Scaling analysis of phase-change memory technology
(
Citations: 89
)
A. Pirovano
,
A. L. Lacaita
,
A. Benvenuti
,
F. Pellizzer
,
S. Hudgens
,
R. Bez
Conference:
International Electron Devices Meeting - IEDM
, 2003