## Keywords (10)

Publications
Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 $\mu$m HV-CMOS Technology

# Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 $\mu$m HV-CMOS Technology,10.1109/JSSC.2010.2091322,IEEE Journal of Solid-state Circui

Nanosecond Delay Floating High Voltage Level Shifters in a 0.35 $\mu$m HV-CMOS Technology
We present novel circuits for high-voltage digital level shifting with zero static power consumption. The conventional topology is analysed, showing the strong dependence of speed and dynamic power on circuit area. Novel techniques are shown to circumvent this and speed up the operation of the conventional level-shifter architecture by a factor of 5-10 typically and 30-190 in the worst case. In addition, these circuits use 50% less silicon area and exhibit a factor of 20-80 lower dynamic power consump- tion typically. Design guidelines and equations are given to make the design robust over process corners, ensuring good production yield. The circuits were fabricated in a 0.35 m high-voltage CMOS process and verified. Due to power and IO speed limitation on the test chip, a special ring oscillator and divider structure was used to measure inherent circuit speed. Index Terms—CMOS, DMOS, fast, floating, high speed, high voltage, high-speed, high-voltage, HV, HV CMOS, HV-CMOS, HVCMOS, level shifter, level-shifter, low power, low-power, re- duced area, ultra fast, ultra-fast.
Journal: IEEE Journal of Solid-state Circuits - IEEE J SOLID-STATE CIRCUITS , vol. 46, no. 2, pp. 485-497, 2011
View Publication
 The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
 ( ieeexplore.ieee.org ) ( ieeexplore.ieee.org )

## Citation Context (3)

• ...In [5] it is proposed to use PMOS instead of NMOS for sw3 and sw4...
• ...A level shifter topology with asymmetric latch structure was presented in [5]...

### Gerhard Maderbacher, et al. Fast and robust level shifters in 65 nm CMOS

• ...The control voltage for the P­ channel DMOS switches are generated by high-voltage level shifters [14]...

### Torsten Lehmann, et al. Power saving design techniques for implantable neuro-stimulators

• ...To mitigate this problem, several level shifters and remedies have been investigated [3]–[7]...
• ...Table II summarizes circuit performances in comparison with other LS circuits [3]–[7]...

Sort by: