Academic
Publications
A DP-network for optimal dynamic routing in network-on-chip

A DP-network for optimal dynamic routing in network-on-chip,10.1145/1629435.1629452,Terrence S. T. Mak,Peter Y. K. Cheung,Wayne Luk,Kai-pui Lam

A DP-network for optimal dynamic routing in network-on-chip   (Citations: 6)
BibTex | RIS | RefWorks Download
Dynamic routing is desirable because of its substantial improvement in communication bandwidth and intelligent adaptation to faulty links and congested traffics. However, implementation of adaptive routing in a network-on-chip (NoC) system is not trivial and further complicated by the requirements of deadlock-free and real-time optimal decision making. In this paper, we present a deadlock-free routing architecture which employs a dynamic programming (DP) network to provide on-the-fly optimal path planning and network monitoring for packet switching. Also, a new routing strategy called k-step look ahead is introduced. This new strategy can substantially reduced the size of routing table and maintain a high quality of adaptation which leads to a scalable dynamic routing solution with minimal hardware overhead. Our results based on a cycle-accurate simulator demonstrate the effectiveness of the DP-network, which outperforms both the deterministic and adaptive routing algorithms in average delay on various traffic scenarios by 22.3%. Moreover, the hardware overhead for DP-network is insignificant based on the results obtained from the hardware implementations.
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.
    • ...A parallel computational network for solving the shortest path problem is also proposed in [14]...

    Ra'ed Al-Dujailyet al. Run-time deadlock detection in networks-on-chip using coupled transiti...

    • ...We have developed an onchip distributed dynamic-programming (DP) network [3] [5] for a range of applications including optimal paths planning [6], dynamic routing [5] and deadlock detection [2]...
    • ...We have developed an on-chip distributed dynamic-programming (DP) network [3] [5] for a range of applications including optimal paths planning [6], dynamic routing [5] and deadlock detection [2]...
    • ...Thirdly, because of the convergence property [6] DP-network provides an effective solution to optimal path planning and dynamic routing...
    • ...In our previous works, we have developed DP-network for paths planning [6], dynamic routing [5] and deadlock detection [2]...
    • ...A range of run-time issues, such as dynamic routing, fault tolerance design and thermal management, can be formulated as shortest path problem and resolved using dynamic programming network [6]...

    Ra'ed Al-Dujailyet al. On-chip dynamic programming networks using 3D-TSV integration

    • ...In this article, we review the design of an emerging on-chip dynamic-programming (DP) network [3] [5], of which the capabilities have been demonstrated in a range of applications including optimal paths planning [6], dynamic routing [5] and deadlock detection [2]...
    • ...We have developed an on-chip distributed dynamic-programming (DP) network [3] [5] for a range of applications including optimal paths planning [6], dynamic routing [5] and deadlock detection [2]...
    • ...Thirdly, because of the convergence property [6] DP-network provides an effective solution to optimal path planning and dynamic routing...
    • ...In our previous works, we have developed DP-network for paths planning [6], dynamic routing [5] and deadlock detection [2]...
    • ...A range of run-time issues, such as dynamic routing, fault tolerance design and thermal management, can be formulated as shortest path problem and resolved using dynamic programming network [6]...
    • ...edges ni. In [6] we have developed an on-chip distributed DP-network to compute the shortest path between any source-destination pair and used for dynamic routing...
    • ...In [6] we have developed an on-chip distributed DP-network to compute the shortest path between any source-destination pair and used for dynamic routing...

    Terrence Maket al. Dynamic programming networks for large-scale 3D chip integration

    • ...An adaptive routing architecture based on a dynamic programming (DP) network to provide optimal path planning is proposed in [7]...

    Hamed S. Kiaet al. A new fault-tolerant and congestion-aware adaptive routing algorithm f...

    • ...For example, inclusion of a DP network into network-on-chips (NoCs) has been recently proposed and shown to improve the network bandwidth via on-chip dynamic routing [7], [8]...

    Terrence Maket al. A CMOS Current-Mode Dynamic Programming Circuit

Sort by: