Academic
Publications
A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- $\mu\hbox{m}$ LTPS-TFT Technology

A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- $\mu\hbox{m}$ LTPS-TFT Technology,10.1109/TCSII.2008.2011607,IEEE Transactions on Circuits

A Phase-Locked Loop With Self-Calibrated Charge Pumps in 3- $\mu\hbox{m}$ LTPS-TFT Technology  
BibTex | RIS | RefWorks Download
A phase-locked loop (PLL) with self-calibrated charge pumps (CPs) has been fabricated in a 3-μ ml ow- temperature polysilicon thin-film transistor (LTPS-TFT) technol- ogy. A voltage scaler and self-calibrated CPs are used to reduce the static phase error, reference spur, and jitter of an LTPS-TFT PLL. This PLL operates from 5.6 to 10.5 MHz at a supply of 8.4 V. Its area is 18.9 mm2, and it consumes 7.81 mW at 10.5 MHz. The measured static phase error without and with calibration is 80 and 6.56 ns, respectively, at 10.5 MHz. The measured peak-to-peak jit- ter without and with calibration is 3.573 and 2.834 ns, respectively. The measured reference spur is −26.04 and −30.2 dBc without and with calibration, respectively. The measured maximal locked time is 1.75 ms. Index Terms—Calibration, charge pump (CP), low-temperature polysilicon thin-film transistor (LTPS-TFT), phase-locked loop (PLL).
Cumulative Annual
View Publication
The following links allow you to view full publications. These links are maintained by other sources not affiliated with Microsoft Academic Search.