Author|Conference|Journal|Year
Look for results that meet for the following criteria:
View Top Co-Authors In Visual Explorer
Aviral Shrivastava

Top Co-Authors:

ObjectID : Author/1535885
Aviral Shrivastava
(Publications: 54)
(Citation Count: 102)
(G-Index: 9)
(H-Index: 5)
Irvine , CA 92697-3425 , USA
University of California, Irvine, CA
Permanent Link: http://academic.research.microsoft.com/Author/1535885.aspx
Order by: Year|Citation|Rank
The rank of a paper is calculated by considering the authors, the published conference or journal, and its citation graph. The highest ranking result will appear first.                   Learn more
Year 2009
Sai Krishna Mylavarapu, Siddharth Choudhuri, Aviral Shrivastava, Jongeun Lee, Tony Givargis :
FSAF: File system aware flash translation layer for NAND Flash Memories
, DATE
, 2009
Rooju Chokshi, Krzysztof S. Berezowski, Aviral Shrivastava, Stanislaw J. Piestrak :
Exploiting residue number system for power-efficient digital signal processing in embedded processors
, CASES
, 2009
Reiley Jeyapaul, Sandeep Marathe, Aviral Shrivastava :
Code Transformations for TLB Power Reduction
, VLSI Design
, 2009
Aviral Shrivastava, Ilya Issenin, Nikil Dutt, Sanghyun Park, Yunheung Paek :
Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures
, TCAD
, 2009
Arun Kannan, Aviral Shrivastava, Amit Pabalkar, Jongeun Lee :
A software solution for dynamic stack management on scratch pad memory
, ASP-DAC
, 2009
Jongeun Lee, Aviral Shrivastava :
A compiler optimization to reduce soft errors in register files
, LCTES
, 2009
Jongeun Lee, Aviral Shrivastava :
Static analysis to mitigate soft errors in register files
, DATE
, 2009
Jongeun Lee, Aviral Shrivastava :
Compiler-managed register file protection for energy-efficient soft error reduction
, ASP-DAC
, 2009
Year 2008
Aviral Shrivastava, Ilya Issenin, Nikil Dutt :
A Compiler-in-the-Loop framework to explore Horizontally Partitioned Cache architectures
, ASP-DAC
, 2008
(Citations: 4)
Jonghee W. Yoon, Aviral Shrivastava, Sanghyun Park, Minwook Ahn, Reiley Jeyapaul, Yunheung Paek :
SPKM : A novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures
, ASP-DAC
, 2008
(Citations: 1)
Sanghyun Park, Aviral Shrivastava, Yunheung Paek :
Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors
, DATE
, 2008
(Citations: 1)
Sanghyun Park, Aviral Shrivastava, Nikil D. Dutt, Alexandru Nicolau, Yunheung Paek, Eugene Earlie :
Register File Power Reduction Using Bypass Sensitive Compiler
, TCAD
, 2008
(Citations: 1)
Deepa Kannan, Aviral Shrivastava, Sarvesh Bhardwaj, Sarma Vrudhul :
Power Reduction of Functional Units Considering Temperature and Process Variations
, VLSI Design
, 2008
Deepa Kannan, Aseem Gupta, Aviral Shrivastava, Nikil D. Dutt, Fadi J. Kurdahi :
PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors
, VLSI Design
, 2008
Deepa Kannan, Aviral Shrivastava, Vipin Mohan, Sarvesh Bhardwaj, Sarma B. K. Vrudhula :
Temperature and Process Variations Aware Power Gating of Functional Units
, VLSI Design
, 2008
Kyoungwoo Lee, Aviral Shrivastava, Minyoung Kim, Nikil Dutt, Nalini Venkatasubramanian :
Mitigating the impact of hardware defects on multimedia applications: a cross-layer approach
, MM
, 2008
Amit Pabalkar, Aviral Shrivastava, Arun Kannan, Jongeun Lee :
SDRM: Simultaneous Determination of Regions and Function-to-Region Mapping for Scratchpad Memories
, HiPC
, 2008
Kyoungwoo Lee, Aviral Shrivastava, Nikil Dutt, Nalini Venkatasubramanian :
Data Partitioning Techniques for Partially Protected Caches to Reduce Soft Error Induced Failures
, IFIP WG10.3 Publications
, 2008
Jongeun Lee, Aviral Shrivastava :
Static analysis of processor stall cycle aggregation
, CODES+ISSS
, 2008
Year 2007
Aviral Shrivastava, Sanghyun Park, Eugene Earlie, Nikil D. Dutt, Alexandru Nicolau, Yunheung Paek :
Automatic Design Space Exploration of Register Bypasses in Embedded Processors
, TCAD
, 2007
Michael A. Baker, Aviral Shrivastava, Karam S. Chatha :
Smart driver for power reduction in next generation bistable electrophoretic display technology
, CODES+ISSS
, 2007
Satyajayant Misra, Guoliang Xue, Aviral Shrivastava :
Robust Localization in Wireless Sensor Networks through the Revocation of Malicious Anchors
, ICC
, 2007
Qiang Zhu, Aviral Shrivastava, Nikil Dutt :
Interactive presentation: Functional and timing validation of partially bypassed processor pipelines
, DATE
, 2007
Year 2006
Sanghyun Park, Eugene Earlie, Aviral Shrivastava, Alex Nicolau, Nikil Dutt, Yunheung Paek :
Automatic generation of operation tables for fast exploration of bypasses in embedded processors
, DATE
, 2006
(Citations: 4)
Sanghyun Park, Aviral Shrivastava, Nikil D. Dutt, Alexandru Nicolau, Yunheung Paek, Eugene Earlie :
Bypass aware instruction scheduling for register file power reduction
, LCTES
, 2006
(Citations: 3)
Aviral Shrivastava, Partha Biswas, Ashok Halambi, Nikil D. Dutt, Alexandru Nicolau :
Compilation framework for code size reduction using reduced bit-width ISAs (rISAs)
, TODAES
, 2006
(Citations: 3)
Kyoungwoo Lee, Aviral Shrivastava, Ilya Issenin, Nikil Dutt, Nalini Venkatasubramanian :
Mitigating soft error failures for multimedia applications by selective data protection
, CASES
, 2006
(Citations: 3)
Prabhat Mishra, Aviral Shrivastava, Nikil Dutt :
Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs
, TODAES
, 2006
(Citations: 2)
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, Alexandru Nicolau :
Retargetable pipeline hazard detection for partially bypassed processors
, VLSI
, 2006
Year 2005
Aviral Shrivastava, Ilya Issenin, Nikil Dutt :
Compilation techniques for energy reduction in horizontally partitioned cache architectures
, CASES
, 2005
(Citations: 19)
Aviral Shrivastava, Nikil D. Dutt, Alexandru Nicolau, Eugene Earlie :
PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors
, DATE
, 2005
(Citations: 9)
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, Alexandru Nicolau :
Aggregating processor free time for energy reduction
, CODES+ISSS
, 2005
(Citations: 2)
Year 2004
Aviral Shrivastava, Eugene Earlie, Nikil D. Dutt, Alexandru Nicolau :
Operation tables for scheduling in the presence of incomplete bypassing
, CODES+ISSS
, 2004
(Citations: 14)
Aviral Shrivastava, Nikil D. Dutt :
Energy efficient code generation exploiting reduced bit-width instruction set architectures (rISA)
, ASP-DAC
, 2004
(Citations: 2)
Year 2003
P. Biswas, S. Pasricha, P. Mishra, A. Shrivastava, N. Dutt, A. Nicolau :
EXPRESSION User Manual version 1.0
, 2003
(Citations: 1)
Year 2002
Ashok Halambi, Aviral Shrivastava, Partha Biswas, Nikil D. Dutt, Alexandru Nicolau :
An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs
, DATE
, 2002
(Citations: 16)
Alexandru Nicolau, Nikil D. Dutt, Aviral Shrivastava, Partha Biswas, Ashok Halambi :
A Design Space Exploration Framework for Reduced Bit-Width Instruction Set Architecture (rISA) Design
, ISSS
, 2002
(Citations: 1)
Year 2001
A. Halambi, A. Shrivastava, N. Dutt, A. Nicolau :
A customizable compiler framework for embedded systems
, 2001
(Citations: 11)
Year 2000
Aviral Shrivastava, Mohit Kumar, Sanjiv Kapoor, Shashi Kumar, M. Balakrishnan :
Optimal Hardware/Software Partitioning for Concurrent Specification Using Dynamic Programming
, VLSI Design
, 2000
(Citations: 1)
Year Unknown
Raghunathan Srinivasan, Partha Dasgupta, Charles Colbourn, Aviral Shrivastava :
PROTECTING ANTI-VIRUS SOFTWARE UNDER VIRAL ATTACKS by
(Citations: 1)
Qiang Zhu, Aviral Shrivastava, Nikil Dutt :
Functional and Timing Validation of Partially Bypassed Processor Pipelines
(Citations: 1)
V. Velasco, B. Mendoza, A. A. Pacini, E. Echer, H. Evangelista, Y. Ganji, M. P. Nagasrinivas, I. G. Usoskin, G. A. Kovaltsov, J. Rajesh, K. Mohankumar, G. A. Zherebtsov, V. A. Kovalenko, S. I. Molodykh, W. Suparta, M. A. M. Ali, B. Yatim, N. Misran, G. J. Fraser, P. Ambroz, M. Yokoyama, S. Masuda, S. C. Kaushik, A. Shrivastava, K. Agarwal, H. M. Rajput, S. Sharma, J. N. Lee, S. Hameed, D. T. Shindell, Y. Iida, T. Yokoyama, Y. Tabata, T. H. Seto, H. Hashiguchi, M. K. Yamamoto, Y. Umemoto, T. Shimomai, Y. Shibagaki, S. Mori, F. Syamsudin, T. Manik, S. K. Bhardwaj, M. Nakamura, A. Kubin, U. Langematz, I. Cabello, V. Domingo :
Poster Session (October 23-24)
Kyoungwoo Lee, Aviral Shrivastava, Minyoung Kim, Nikil Dutt :
Cross-Layer Interactions of Error Control Schemes in Mobile Multimedia Systems
(Citations: 1)
Sudeep Pasricha, Partha Biswas, Prabhat Mishra, Aviral Shrivastava, Atri Mandal :
A Framework for GUI-driven Design Space Exploration of a MIPS4K-like processor
(Citations: 1)
Amit Arvind Pabalkar, Aviral Shrivastava, Karamvir Chatha, Partha Dasgupta :
A DYNAMIC CODE MAPPING TECHNIQUE FOR SCRATCHPAD MEMORIES IN EMBEDDED SYSTEMS
Rooju Gnyanesh Chokshi, Aviral Shrivastava, Sarma Vrudhula, Rida Bazzi :
RESIDUE NUMBER SYSTEM ENHANCEMENTS FOR PROGRAMMABLE PROCESSORS
Arun Kannan, Aviral Shrivastava, Charles Colbourn, Rida Bazzi :
A SOFTWARE-ONLY SOLUTION FOR STACK MANAGEMENT ON SYSTEMS WITH SCRATCH PAD MEMORY
Sandro Neves Soares, Ashok Halambi, Aviral Shrivastava, Flávio Rech Wagner, Nikil Dutt :
Adaptive Reduced Bit-width Instruction Set Architecture (adapt-rISA)
Aviral Shrivastava, Nikil Dutt, Alex Nicolau, Eugene Earlie :
Compiler-in-the-Loop ADL-driven Early Architectural Exploration
Kyoungwoo Lee, Aviral Shrivastava, Ilya Issenin, Nalini Venkatasubramanian :
Partially Protected Caches to Reduce Failures
Kyoungwoo Lee, Aviral Shrivastava, Ilya Issenin, Nikil Dutt :
Partially Protected Caches to Reduce Failures due to Soft Errors in Mission-Critical Multimedia Systems
Aviral Shrivastava, Processor Architectures :
Research Interests Myresearch interests lie in Software for Embedded Systems particularly at the boundary of embedded
Prabhat Mishra, Aviral Shrivastava, Nikil Dutt :
Architecture Description Language (ADL)-Driven Software Toolkit Generation for Architectural Exploration of
Jongeun Lee, Aviral Shrivastava :
Compiler Approach for Reducing Soft Errors in Register Files
Microsoft Research Asia | Help | Feedback | Specific Terms
©2009 Microsoft Corporation. All rights reserved. Contact Us | Terms of Use | Trademarks | Privacy Statement